IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Prior Application: K. TAKIKAWA et al
Serial No. 09/785,499
Filed: February 20, 2001

Group Art Unit: 2836
Examiner: I. Rodriguez
For: SEMICONDUCTOR INTEGRATED
CIRCUIT DEVICE

INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450   September 22, 2003

Sir:

      In accordance with the duty of disclosure, the Applicants inform the Examiner of the documents cited during prosecution of the parent application, USSN 09/785,499.

      The Applicants request the Examiner to initial and return a copy of the attached PTO-1449 form as an indication that the references have been considered.

                         Respectfully submitted,

                         Daniel J. Stanger
                         Registration No. 32,846
                         Attorney for Applicant(s)

MATTINGLY, STANGER & MALUR, P.C.
1800 Diagonal Road, Suite 370
Alexandria, Virginia 22314
Telephone: (703) 684-1120
Facsimile: (703) 684-1157
Date: September 22, 2003

FORM PTO-1449 (REV. 7-80)		U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	ATTY. DOCKET NO. H-963-02		SERIAL NO.		
LIST OF DOCUMENTS CITED BY APPLICANT *(Use several sheets if necessary)*			APPLICANT K. TAKIKAWA et al				
			FILING DATE 09/22/03		GROUP 2836		

U.S. PATENT DOCUMENTS

* EXAMINER INITIAL		DOCUMENT	DATE	NAME	CLASS	SUBCLASS	FILING DATE *(If Appropriate)*
	AA	6,518,815	02/2003	Grimaldi et al			
	AB	4,989,057	01/1991	Lu			
	AC	5,541,801	07/1996	Lee et al			
	AD						
	AE						
	AF						
	AG						
	AH						
	AI						
	AJ						
	AK						

FOREIGN PATENT DOCUMENTS

		DOCUMENT	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION	
							YES	NO
	AL	1-230266	09/13/89	Japan			☐	☐
	AM	7-202583	08/04/95	Japan			☐	☐
	AN						☐	☐
	AO						☐	☐
	AP						☐	☐

OTHER DOCUMENTS *(Including Author, Title, Date, Pertinent Pages, etc.)*

	AR	HITACHI REVIEW, Vol. 81, No. 10, (1999-10), pp. 17-20.
	AS	
	AT	

EXAMINER	DATE CONSIDERED